Latest activity Postings Featured content About Trophies
-
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.... ooor you can use the memory it's actually designed for, and use DDR12800 MCRDIMM.
-
TTuna-Fish replied to the thread Discussion RDNA 5 / UDNA (CDNA Next) speculation.It's not a legit slide deck from AMD until you find embarrassing typos.
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.I think availability will be fine for Medusa Halo specifically. The volumes will not be there to support mainstream Zen6 products, but a...
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.I dunno. This document can't tell you, because it only defines how APX and AMX registers should be handled, if present. AMD64 just the...
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.The terminology is still confusing you. These are just the architectural registers for APX and AMX. They being called "temporary" means...
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.Yep, terminology varies, in other places they might be called "caller-saved".
-
TTuna-Fish replied to the thread Discussion RDNA4 + CDNA3 Architectures Thread.No, he has in the past changed the benchmark setup on every AMD release to make sure AMD scores lower. His benchmark numbers are...
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.... Do you think they only start the production of the regular chips after a month of twiddling their thumbs? None of the timelines...
-
TTuna-Fish replied to the thread Discussion RDNA4 + CDNA3 Architectures Thread.Why would you imagine that a 12GB model can be priced lower than the 8GB one?
-
TTuna-Fish replied to the thread Question Intel's future after Pat Gelsinger.6+ layers of middle management?
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.Note that starting with Zen5, the TSVs don't go on the CCD. The CCD is face down on top of the cache chiplet, so no holes need to be...
-
TTuna-Fish replied to the thread Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000).Once they get a PCH that can do 5.0 for the uplink that will probably be fine for a while.
-
TTuna-Fish replied to the thread Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000).No. Because AMD cannot spend more money today to have more chiplets with 3D cache. The lead time for increasing capacity is measured in...
-
TTuna-Fish replied to the thread Discussion Zen 5 Speculation (EPYC Turin and Strix Point/Granite Ridge - Ryzen 9000).The integration capacity is still limited. AMD keeps buying more capacity every generation, but it's slow to build. They cannot put...
-
TTuna-Fish replied to the thread Question Zen 6 Speculation Thread.There is no engineering effort to gut the FPU, AMD has already designed it to be configurable. You just pick whether you want 256-bit or...
-
-
Loading…
-
Loading…
-
Loading…
-
Loading…
Facebook
Twitter